


Technical

Instaview Display Logic Diagrams



Document control number: 35	- 00251
Name	

Instaview Display Logic Diagrams

COMPANY CONFIDENTIAL

The information and drawings contained herein are the sole property of Computervision Corporation. Use of this document is reserved exclusively for Computervision personnel. Reproduction of this matter in whole or in part is forbidden without the express written consent of Computervision.

Table of Contents

Tablet Power Supply

Keltron:

VC923-001 (1 sheet)

VC923-S01 (1 sheet)

Power-One, Inc:

16113 (1 sheet)

Power Supplies, Incorporated:

PSI 1170A (1 sheet)

Tablet Controller Board (Revision T)

DS23E117 (9 sheets)

Video Mixer Board (Revision Z)

DS23E137 (6 sheets)

Surface Grid Board (Revision A)

DS23E112 (2 sheets)

Image Control Unit (Revision C)

CS23E512 (1 sheet)

Pen (Revision B)

CS20E2236 (1 sheet)

Puck (Revision E)

CS20E2068 (1 sheet)

Video Pattern Generator (Revision C)

BS23E717 (3 sheets)


Tablet Power Supply


Keltron: Outline and Schematic


Power-One, Inc: Schematic

Power Supply, Incorporated: Schematic

A second second











Tablet Controller Board


	Sheet No.
Block Diagram	
CPU	1
CPU Clock	1
Buffers	1
I/O Device Decoding	2
PROMs	2
PIO	2
СТС	2
Tablet and Puck Switch Inputs	3
Memory Decoding	3
Output Latches	3
RAM	4
ICU, Correction Switch Inputs	5
VGU Interface	6
VMB Connector	6
Stylus Tracking Logic	7
Surface Grid Wire Select	8
Surface Grid Wire Group	
Select	9
Parallel Output	10
Signal Glossary	


























TCB SIGNAL GLOSSARY

	ADB0:ADB9	Analog-to-digital bits — carries analog-to-digital converter data to low data bus.	CAS/N	Column address strobe — from gated RAMSEL and MREQ signals (+30ns delay) to strobe column address from memory address multiplexer into RAM.
•	ADCLK/P	Analog-to-digital clock — from Z80-CTC; derived from system clock (CLK/P) to clock successive approximation register (approximately 1.25 MHz).	CC/L	Conversion complete — from successive approximation register to LDB6 to indicate that the analog-to-digital conversion is complete.
	ADST/N	Analog-to-digital start — start pulse for analog-to-digital converter; conversion begins after rising edge.	CLK/P	Clock — from crystal oscillator to CPU and PIO to synchronize internal operations (frequency is 2.4576).
	ADHSEL/L	Analog-to-digital converter high byte select — from I/O decoder to enable the high byte of the analog-to-digital converter onto the low	CLK1/P	Clock 1 — pulse from TCB clock CLK/P to VMB connector J7 to synchronize DMA operation.
	ADLSEL/L	data bus. Analog-to-digital converter low byte select — from I/O decoder	CLK2/P	Clock 2 — pulse from TCB clock to synchronize CTC and surface scan samples.
(enabling analog-to-digital converter to send the pen location information (low byte of analog-to-digital converter) onto the low data bus to the CPU.	CONTINUE	Continue — from pseudo-control panel to continue CPU operation at point where it was interrupted by depression of HALT button.
	A0:A15/H	Address 0:15 — address bus from CPU that is used for addressing. 0:15 are used for addressing the RAM; 0:10 for addressing the ROM;	CORSEL/L	Correction switch select — from I/O decoder to enable X or Y correction DIP switch pack data onto low data bus.
	BUSAK/L	11 and 12 for selecting the ROM; and 0:7 for addressing I/O devices. Bus acknowledge — from TCB CPU to indicate to the requesting	CTCSEL/L	Counter timer circuit select — from I/O decoder to enable CTC to accept or output data on low data bus.
(device that the address bus, data bus and control signals are at a high-impedance state and able to be controlled by the requesting device.	DIAG/L	Diagnostic mode — from pseudo-control panel to select ROM 4 (diagnostic mode) instead of ROM 1 at addresses 0 though 7FF (hex).
*	BUSOFF/L	Bus off — forces address bus, data bus, and control signals to a high-impedance state so that an external device can take control of them. Used by the VMB direct memory access circuitry to grab bytes	DIALED/L	Diagnostic LED — from diagnostic flip-flop (affected by RESET, DIASEL or DIAG) to indicate that the TCB is in diagnostic mode.
•	BUSRQ/L	from the TCB RAM. Bus request — from device to CPU to request that the address bus, data bus and control signals go to a high-impedance state so that the	DIASEL/L	Select diagnostic versus system ROM — from I/O decoder to clock bit 0 of high data bus into flip-flop 2K to select either system ROM (HDB0=H) or diagnostic ROM (HDB0=L).
		device can control them.	DMAON/H	Direct memory access on — from VMB to indicate that the VMB is

Busy - from CPU (HDB2) to indicate that coordinate data at the

parallel output latches is not ready.

BUSY/L

performing direct memory access operation to display text. CPU

performs puck-trading measurements only when DMAON is low.

	DR/N	Data ready — from CPU (HDB0) to parallel output port to indicate that coordinate data is ready at the coordinate output latches.
	DSR/L	Data set ready — PCI status register bit indicating to the CPU that the VGU is busy (H) or done (L).
	DTR/L	Data terminal ready — output from PCI used to indicate that the TCB is ready to receive VGU data. DTR turns off IAMBUSY when high.
	EXTCLR/N	External clear — input to parallel output port.
	FLAG1:FLAG3/H	FLAG (1:3) — control information from CPU (HDB $<$ 5:7 $>$) to the parallel output port.
	FPB1:FPB8/L	Function pad buttons — from function pad (ICU) to carry function pad button data onto low data bus when selected by FPSEL.
	FPD1:FPD4/L	Function pad diodes — from CPU over high data bus to function pad (ICU) LEDs via latch 9D.
(FPMUX0:FPMUX7/L	Function pad multiplexer — from function pad (ICU) to carry function pad switch data onto low data bus when selected by FPSEL.
•	FPSEL/L	Function pad select — from I/O decoder to enable function pad (ICU) data onto low data bus to CPU.
C"	GROUP0:GROUP3/H	Group $<0:3>$ — from CPU (HDB $<4:7>$) via latch 5L to select one of the 16 groups of surface wires on the tablet.
le.	HALT/L	Halt — from pseudo-control panel to interrupt CPU.
	HDBOFF/L	High data bus off — impedes data flow from CPU onto high data bus.
	HDB0:HDB7/H	High data bus <0:7> — unidirectional tristate bus connecting the CPU with the indicator light and LED latches, sample control latch, wire select latch, and parallel output circuit.
	IAMBUSY/L	I am busy — busy signal sent by TCB to VGU to inhibit data transfer from VGU to TCB.

INDSEL/L	Indicator light select — from I/O decoder to enable HDB0:7 to be displayed on LEDs by latch 9C.
INH/N	Inhibit — input to parallel output port.
INIT/N	Initialize — from CPU (HDB1) to provide an initialize signal at the parallel output port.
INT/L	Interrupt request — from I/O devices to indicate to the CPU that the device needs service.
IORQ/L	Input/output request — from CPU to indicate that the low order byte of the address bus (A $<0.4>$) holds a valid I/O address for an I/O read or write operation. Also indicates that an interrupt response vector can be placed on the data bus when an interrupt is being acknowledged (with M1).
IPLERR/H	Current pulse error — indicates to CPU that a current ramp has been commanded but did not occur. Set high by RSTINT at start of a wire sample. Set low by presence of surface current at falling edge of STRAMP.
IPLOFF/H	Current pulse off — from the IPLOFF flip-flop 10L (clocked set by the IPLOFF comparator 10N when it senses that current has been on for more than 20 μ sec) to disable the group select decoder 2L, shutting off current to the surface. Also sends a reset pulse to the CPU.
IPULS/A	Current pulse select — from current ramp generator to transistor switches. This is the wire pulse to the surface PC board.
KBDRDY/H	Keyboard ready — from PIO to indicate that the A port is empty and ready to receive data.
KBDSTB/N	Keyboard strobe — from keyboard to load data on keyboard bus (KBD 0:7) into PIO A port.
KBD0:KBD7/H	Keyboard bus $<0.7>$ — unidirectional tristate bus that is the data from keyboard to PIO.
LKB0:LDB7/H	Low data bus — bidirectional, tristate bus connecting the CPU with its memories and peripherals.

LEDSEL/L	LED select — from I/O decoder to enable HDB0:7 to be displayed on the function pad (ICU) and stylus.
M1/L	Machine cycle 1 — from CPU to indicate that the current machine cycle is the operation code fetch cycle of an instruction execution. Also occurs with IORQ to indicate an interrupt acknowledge cycle. Used as a synchronization pulse to control certain CTC and PIO operations. Also used by DMA logic on VMB.
MREQ/L	Memory request — indicates that the address bus holds a valid address for a memory read or write operation. Generated by the CPU and by the DMA logic on the VMB.
NMI/L	Non-maskable interrupt — causes CPU to go to location 006616 for NMI service routine.
PCICLK/P	Programmable communications interface clock — clocks the PCI receiver, transmitter and busy flip-flop. Generated by channel 1 of the CTC (approximately 76.8 kHz).
PCISEL/L	Programmable communications select — from I/O decoder to enable the PCI. Indicates that data lines to PCI are valid for write operation, or enables PCI to put status or data onto the LDB for a read operation.
PDSSEL/L	Puck and DIP switch select — from I/O decoder to enable LDB 0:7 to carry DIP switch contents (location 8A) to CPU.
PIOSEL/L	Parallel input/output controller select — from I/O decoder to enable PIO to accept data bus contents or to output onto the data bus (LDB).
PROX/L	Proximity — control information from CPU (HDB1) to parallel output port.
PTRRDY/L	Printer ready — from PIO to indicate that B-port register is full and ready to output data.
PRTSTB/N	Printer strobe — to PIO from printer to acknowledge that data has been accepted by the printer.
PTR0:PTR7/H	Printer $<0.7>$ — unidirectional buffered bus that transfers data from the PIO B port to the printer.
PUKD1,PUKD2, PUKD4/L	Puck indicator LEDs — from CPU (HDB) to stylus LEDs, to turn on and off the LEDs.

Puck signal - from stylus, used to calculate digitize position. PUKSIG/A Puck switches <1:5> - from stylus switches to CPU to indicate PUKS1:PUKS5/L stylus switch positions. RAM select - from memory decoder (produced by A14/H and RAMSEL/L A15/H both high, or RFSH); gated with MREQ to produce the row address strobe (RAS) to the RAM. Range - control information from the CPU (HDB0) to the parallel RANGE/H output port. Row address strobe - from gated RAMSEL and MREQ signals to RAS/N strobe row address from memory address multiplexer into RAM. Receiver data — serial data input to PCI receiver register from VGU. RDVDAT/H Read - enables data strobed out of RAM onto low data bus RD/L (<0:7>). Transfers data from PIO, CTC and PCI to CPU (with other signals) via the low data bus. Clocks parallel output data onto low data bus (7,0:2) to CPU. Activated by CPU and by VMB DMA logic. Reset - from psuedo-control panel or signal (IPLOFF) to reset the RESET/L CPU, CTC, PCI and ROM-select flip-flop. Forces the PC in the CPU to zero and initializes the CPU. CPU address and data busses are forced to a high-impedance state, control signals are inactive, and refresh does not occur during reset time. Refresh — indicates that the lower 7 bits of the address bus contain RFSH/L a refresh address (originates at the CPU). Remote trigger — external control signal to the parallel output port, RMTGR/N transferred to the CPU via LDB 7. ROM off - from expansion port (VMB) to disable ROMs when an ROMOFF/L external program is being used (usually inactive). ROM 1:4 select - from ROM address decoder to enable ROM ROM1SL:ROM4SL/L specified by A <11:12>. Reset integrator - controls the FET which resets the integrate and RSTINT/L hold circuit to zero volts. Request to send — from PCI to force IAMBUSY active to the VGU RTS/L

(controlled by TCB CPU).

RXRDY/L	Receiver ready — indicates that PCI reciever holding register has data for CPU. Goes inactive when data is read.
SAMP/L	Sample — controls the integrate and hold input gate. A low closes the switch to allow integration to occur; a high opens the switch to cause the integrate and hold op amp to hold its current value until RSTINT or STSAMP occurs.
SCSEL/L ·	Sample control latch select — from I/O decoder to clock into sample control latch data for addressing and sampling wires.
STOP/L	Stop — from VMB to hold clock CLK/P low (used by VMB DMA circuitry).
STRAMP/H	Start ramp — controls current ramp. A high causes the current pulse to occur; a low resets the current ramp generator.
TRDATA	Transmitter data — serial data from PCI transmitter to VGU.
URBUSY	You are busy — busy signals sent by VGU to TCB to synchronize data transfer, and so that data is sent to VGU only when VGU is ready.
WAIT/L	Wait — a synchronization signal that indicates to the CPU that the addressed memory or I/O device is not ready for data transfer (normally inactive).
WIRSEL/L	Wire select — from I/O decoder to clock into wire address latch the address of surface wire to be sampled.
WR/L	Write — clocks low data bus data from CPU into RAMs; clocks indicator and LED information on high data bus into latches; enables data from CPU on low data bus into PCI; clocks data on high data bus into sample control, wire select, and coordinate output latches.
XAXIS/L	X axis — from sample control latch (HDB0) to select the X axis or Y axis wire groups.


XCOR0:XCOR7	data bus to provide correction factors for coordinate determination routines.
XOVFL/H	X overflow — control bit from CPU (HDB3) to parallel output port.
YCOR0:YCOR7	Y axis correction $<0.7>$ — from Y axis DIP switches onto low data bus to provide correction factors for coordinate determination routines.
YOVFL/H	Y overflow — control information from CPU (HDB4) to parallel output port.
ZAXIS/L	Z axis — control from CPU (HDB2) to parallel output port.
04SEL/L	Select address 4 — enables lower byte of the X coordinate of the stylus (HDB $<$ 0:7 $>$) at the parallel output port.
05SEL/L	Select address $5-$ from I/O decoder to enable high-order byte of X coordinate at the parallel output port.
06SEL/L	Select address 6 — from I/O decoder to enable the low-order byte of the Y coordinate of the stylus at the parallel output port.
07SEL/L	Select address 7 — from I/O decoder to enable the high-order byte of the Y coordinate of the stylus at the parallel output port.
08SEL/L	Select address 8 — from I/O decoder to enable control information at parallel output port.
09SEL/L	Select address 9 — from I/O decoder to output DR, INIT and BUSY to the parallel output port; gated with RD to enable control information bits (HDB 7,0:2) onto low data bus from output port.

XCOR0:XCOR7


X axis correction <0:7> - from X axis DIP switches onto the low

Video Mixer Board


	Sheet No.
Block Diagram	
TCB Connector	1
Power Connector	1
Control Latch	1
DMA Logic	1,2,5
Counters	2,5
Text RAMs	3
Character Generation Logic	3,5
Timing Logic	4
Black Clamp	6
Text Mixer	6
Signal Glossary	



Video Mixer Board Simplified Block Diagram





N.





(

(









VMB SIGNAL GLOSSARY

,	A<0:15>/H	Address — unidirectional address bus from DMA address counters to TCB RAMs.	DMAST/L	DMA start — from horizontal sync counter to set "enable I want the busses" flip-flop. DMAST synchronizes the first DMA transfer of each field in time for the beginning of the active video area.
,	47/H	Address bit 7 — enable signal for control latch.	DOT/L	Dot — from parallel-to-serial converter to create text characters on
E	BLUDOT/L	Blue dot — from dot gating logic to produce blue dots.		the CRT.
E	BLUIN/AH	Blue in — video input from VGU to graphics/text mixer.	DOTCLK/NR	Dot clock — from oscillator to clock text dots out of parallel-to-serial converter.
f	BLUON/L	Blue on $-$ from Z80 microprocessor (LDB < 4>) to gate blue dots to text mixer.	ENABUF/L	Enable buffers — from DMA logic to enable DMA address onto address bus.
	BLUOUT/AH	Blue out — Video output from VMB to monitor.		
(BLUOUT/AL)		EXSYNC/H	External synchronization — from oscillator logic to synchronize VMB with external signal.
6	BUSOFF/L	Bus off — from DMA logic to tristate the TCB address bus and	FOLID /I	5
		control lines.	FOUR/L	Four lines — from Z80 microprocessor (LDB < 0 >). Addresses VMB ROM to indicate that only four lines of communication text are to be
(CLAMP/H	Clamp — black clamp output that suppresses DC offset built up in coupling capacitors during a horizontal line.		displayed.
			GRAPH/L	Graphics — from graphics control logic to control text mixer output.
(CLKAB/N	Clock A and B RAMs — produced by CLKI when MREQ is active and DMA flip-flop is set. CLKAB Resets the "I want the busses" flip-flop and produces RACLK.	GRNDOT/L	Green dot — from dot gating logic to produce green dots.
	01 K4 / D		GRNIN/AH	Green in — video input from VGU to graphics text mixer.
,	CLK1/P	Clock 1 — from TCB system clock to enable STOP and RD signals and produce DMA clock pulse (CLKAB and RACLK).	(GRNIN/AL)	
(CTXOFF/L	Communication text off — from Z80 microprocessor (LDB < 1 >). Addresses VMB ROM to indicate that no communication text is to	GRNON/L	Green on — from Z80 microprocessor (LDB < 5 >) to gate green dot to text mixer.
		be displayed.	GRNOUT/AL (GRNOUT/AH)	Green out — video output from VMB to monitor.
(CURSOR/H	Cursor — from text RAM (bit 7, MSB) via text latch to produce dots		The date has affected by DMA to the Atlanta TOP List and
		for text cursor.	HDBOFF/L	High data bus off — from DMA logic to tristate TCB high data bus.
(CV/AL	Composite video — video signal from text mixer to sync stripper.	HLR/H	High line rate — from line rate detector to define the line rate.
ı	DMAON/H	Direct memory access on — from VMB ROM to initiate DMA transfer. Also informs TCB that DMA is in progress.	HLR/L	High line rate — performs the same functions as HLR/H.

) ³	HOR/N	Horizontal — from sync stripper to synchronize VMB logic with the beginning of each scan line.
	HOR1/P	Horizontal 1 — from sync stripper to synchronize VMB logic with the beginning of each scan line.
	HYSNC/L	Horizontal synchronization — from horizontal sync converter to synchronize VMB logic with the beginning of each scan line.
	IORQ	Input/output request — from Z80 microprocessor to clock the control latch and the DMA flip-flop.
(IWTB/H	I want the busses — generated by DMA logic to produce signals (HDBOFF, BUSOFF, STOP) that tristate TCB busses and stop TCB clock for DMA transfers.
	LATCH/N	Latch — from dot counter to clock text character into text latch every eights dots. LATCH also clocks the text RAM address counters, character counter and text-on flip-flop. LATCH is inverted to LOADPS/H to load the parallel-to-serial converter.
	LDB<0:7>/H	Low data bus — unidirectional bus that carries text data to VMB text RAMs and control data to control latch.
	LOADPS/H	Load parallel-to-serial converter — inverse of LATCH/N; clocks text character into parallel-to-serial converter and enables CURSOR/H into text cursor logic.
··	LRCLK/L	Load RAM clock — produced by DMA logic (CLKAB) to clock text RAM address counters for DMA transfers.
li.	MIORQ/L	Memory or input/output request — produced when either MREQ or IORQ from the TCB are active. Clocks "I want the busses" flip-flop to begin DMA transfer.
	MREQ/L	Memory request — from TCB to indicate a memory cycle is in progress. Clocks DMA and "I want the busses" flip-flop. Also produced by VMB to enable DMA clock pulse (CLKAB).
	M1/L	Machine cycle 1 — from Z80 microprocessor to indicate that an op code fetch cycle is in progress. Disables control latch and prevents DMA cycles.
('	RAMA<0:7>/H	RAM A address — unidirectional address bus to text RAM bank A.

RAMAEO/L	RAM A output enable — from RAM output enable flip-flop to strobe data out of RAM bank A.
RAMAWE/N	RAM A write enable — from RAM bank select circuit to strobe data into RAM bank A.
RAMB<0:7>/H	RAM B address — unidirectional address bus to text RAM bank B.
RAMBOE/L	RAM B output enable — from RAM output enable flip-flop to strobe data out of RAM bank B.
RAMBWE/N	RAM B write enable — from RAM bank select circuit to strobe data into RAM bank B.
RACLK/NR	Row address clock — produced by VSYNC or CLKAB to clock the DMA address counters.
RALD/L	Row address load — from DMA logic to load first communication text address into DMA address counters.
RAMOFF/L	RAM off — from character count logic to disable text RAM address counters; K input to text-on flip-flop.
RD/L	Red — from DMA logic to enable TCB RAM data onto low data bus.
REDDOT/H	Red dot — from dot gating logic to produce red text dots.
REDIN/AH (REDIN/AL)	Red in — video input from VGU to graphics text mixer.
REDON/L	Red on — from Z80 microprocessor (LDB $<$ 3 $>$) to gate red dot to text mixer.
REDOUT/AH (REDOUT/AL)	Red out — video output from VMB to monitor.
RESET/L	Reset — from Z80 microprocessor to reset DMA flip-flop.
ROWAD < 0:3 > /H	Row address — from horizontal sync counter to specify the row of dots in each text character that are to be displayed.

STOP/L


Stop — from DMA logic to enable DMA cycle stealing by stopping TCB clock.

	STXOFF/L	Status text off — from Z80 microprocessor (LDB<2>). Addresses VMB ROM to indicate that no status text is to be displayed.
	TXTLIN/L	Text line — from the horizontal sync counter to indicate the beginning of a new text line (every 13 scan lines).
	TXTOFF/L	Text off — from VMB ROM to turn off text as directed by Z80 microprocessor.
	UFLOW/L	Underflow — from DMA address counters to indicate that last status text character has been transferred.
	VSYNC	Vertical synchronization — from sync stripper to synchronize VMB logic with the beginning of each video field.
	1.25 MHz/P	1.25 megahertz — from oscillator logic onto lock horizontal sync converter and internal sync generator.
	15 MHz/P	15 megahertz — 15 megahertz clock pulse from oscillator logic for low line rate.
	30 MHz/N	30 megahertz — 30 megahertz clock pulse from oscillator; divided to produce 15 megahertz pulse.
	30 MHz/P	30 megahertz — 30 megahertz clock pulse that regulates VMB functions.
	80CT/L	80 count — from the text RAM address counters to indicate that the 80th DMA transfer (one full text line) is complete.
T.		

,				
				,

Tablet Surface Grid Board

	Sheet No.		
Y Position Wires	1		
X Position wires	2		








Image Control Unit*

^{*}Formerly called the Function Pad



Pen

.




Thi.

(

•


Puck





(

,

Video Pattern Generator







REMARKS FORM

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications. All comments and suggestions become the property of Computervision.					
ritle:					
Order No.:					
TECHNICAL or EDITORIAL ERR	ORS (include page number):				
SUGGESTIONS FOR IMPROVEM	ENT:				
	FROM: (Please print)				
NAME:		DATE			
TITLE:		_			
COMPANY NAME					
ADDRESS					
CITY					

Table of Contents

Tablet Power Supply Keltron: VC923-001 (1 sheet) VC923-S01 (1 sheet) Power-One, Inc: 16113 (1 sheet) Power Supplies, Incorporated: PSI 1170A (1 sheet) Tablet Controller Board (Revision P) DS23E117 (10 sheets) Video Mixer Board (Revision T) DS23E137 (8 sheets) Surface Grid Board (Revision A) DS23E112 (2 sheets) Image Control Unit (Revision B) CS23E512 (1 sheet) Pen (Revision B) CS20E2236 (1 sheet) Puck (Revision E) CS20E2068 (1 sheet) Video Pattern Generator (Revision C)


BS23E717 (3 sheets)

Tablet Power Supply

Keltron: Outline and Schematic

Power-One, Inc: Schematic

Power Supply, Incorporated: Schematic



THEORDER NO A 1840

